

# Sun™ StorEdge™ A7000 External Interrupt and Clock Cable Diagnostic Reference Manual

---



THE NETWORK IS THE COMPUTER™

**Sun Microsystems, Inc.**  
901 San Antonio Road  
Palo Alto, CA 94303-4900 USA  
650 960-1300 Fax 650 969-9131

Part No. 805-6662-10  
October 1998, Revision A

Send comments about this document to: [docfeedback@sun.com](mailto:docfeedback@sun.com)

Copyright 1998 Sun Microsystems, Inc., 901 San Antonio Road • Palo Alto, CA 94303 USA. All rights reserved.

This product or document is protected by copyright and distributed under licenses restricting its use, copying, distribution, and decompilation. No part of this product or document may be reproduced in any form by any means without prior written authorization of Sun and its licensors, if any. Third-party software, including font technology, is copyrighted and licensed from Sun suppliers.

Parts of the product may be derived from Berkeley BSD systems, licensed from the University of California. UNIX is a registered trademark in the U.S. and other countries, exclusively licensed through X/Open Company, Ltd.

Sun, Sun Microsystems, the Sun logo, AnswerBook, Java, the Java Coffee Cup, StorEdge, and Solaris are trademarks, registered trademarks, or service marks of Sun Microsystems, Inc. in the U.S. and other countries. All SPARC trademarks are used under license and are trademarks or registered trademarks of SPARC International, Inc. in the U.S. and other countries. Products bearing SPARC trademarks are based upon an architecture developed by Sun Microsystems, Inc.

The OPEN LOOK and Sun™ Graphical User Interface was developed by Sun Microsystems, Inc. for its users and licensees. Sun acknowledges the pioneering efforts of Xerox in researching and developing the concept of visual or graphical user interfaces for the computer industry. Sun holds a non-exclusive license from Xerox to the Xerox Graphical User Interface, which license also covers Sun's licensees who implement OPEN LOOK GUIs and otherwise comply with Sun's written license agreements.

**RESTRICTED RIGHTS:** Use, duplication, or disclosure by the U.S. Government is subject to restrictions of FAR 52.227-14(g)(2)(6/87) and FAR 52.227-19(6/87), or DFAR 252.227-7015(b)(6/95) and DFAR 227.7202-3(a).

DOCUMENTATION IS PROVIDED "AS IS" AND ALL EXPRESS OR IMPLIED CONDITIONS, REPRESENTATIONS AND WARRANTIES, INCLUDING ANY IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT, ARE DISCLAIMED, EXCEPT TO THE EXTENT THAT SUCH DISCLAIMERS ARE HELD TO BE LEGALLY INVALID.

Copyright 1998 Sun Microsystems, Inc., 901 San Antonio Road • Palo Alto, CA 94303 Etats-Unis. Tous droits réservés.

Ce produit ou document est protégé par un copyright et distribué avec des licences qui en restreignent l'utilisation, la copie, la distribution, et la décompilation. Aucune partie de ce produit ou document ne peut être reproduite sous aucune forme, par quelque moyen que ce soit, sans l'autorisation préalable et écrite de Sun et de ses bailleurs de licence, s'il y en a. Le logiciel détenu par des tiers, et qui comprend la technologie relative aux polices de caractères, est protégé par un copyright et licencié par des fournisseurs de Sun.

Des parties de ce produit pourront être dérivées des systèmes Berkeley BSD licenciés par l'Université de Californie. UNIX est une marque déposée aux Etats-Unis et dans d'autres pays et licenciée exclusivement par X/Open Company, Ltd.

Sun, Sun Microsystems, le logo Sun, AnswerBook, Java, le logo Java Coffee Cup, StorEdge, et Solaris sont des marques de fabrique ou des marques déposées, ou marques de service, de Sun Microsystems, Inc. aux Etats-Unis et dans d'autres pays. Toutes les marques SPARC sont utilisées sous licence et sont des marques de fabrique ou des marques déposées de SPARC International, Inc. aux Etats-Unis et dans d'autres pays. Les produits portant les marques SPARC sont basés sur une architecture développée par Sun Microsystems, Inc.

L'interface d'utilisation graphique OPEN LOOK et Sun™ a été développée par Sun Microsystems, Inc. pour ses utilisateurs et licenciés. Sun reconnaît les efforts de pionniers de Xerox pour la recherche et le développement du concept des interfaces d'utilisation visuelle ou graphique pour l'industrie de l'informatique. Sun détient une licence non exclusive de Xerox sur l'interface d'utilisation graphique Xerox, cette licence couvrant également les licenciés de Sun qui mettent en place l'interface d'utilisation graphique OPEN LOOK et qui en outre se conforment aux licences écrites de Sun.

CETTE PUBLICATION EST FOURNIE "EN L'ETAT" ET AUCUNE GARANTIE, EXPRESSE OU IMPLICITE, N'EST ACCORDEE, Y COMPRIS DES GARANTIES CONCERNANT LA VALEUR MARCHANDE, L'APTITUDE DE LA PUBLICATION A REpondre A UNE UTILISATION PARTICULIERE, OU LE FAIT QU'ELLE NE SOIT PAS CONTREFAISANTE DE PRODUIT DE TIERS. CE DENI DE GARANTIE NE S'APPLIQUERAIT PAS, DANS LA MESURE OU IL SERAIT TENU JURIDIQUEMENT NUL ET NON AVENU.



# Contents

---

**Preface** vii

- 1. Diagnostic Overview** 1-1
  - Introduction 1-1
  - Cable Connections 1-2
    - External Interrupt Cables 1-2
    - External Clock Cables 1-2
- 2. Program Initialization** 2-1
  - Initialization Options 2-1
  - Initialization Procedure 2-2
- 3. Program Tests** 3-1
  - Test Summary 3-1
  - Test 1 External Interrupts 3-1
  - Test 2 External Clocks 3-2
- 4. Program Messages** 4-1
  - Introduction 4-1
  - Monitor Messages 4-1
  - Start Messages 4-2

Milestone Messages	4-2
Debug Messages	4-3
Test 1 Debug Messages	4-4
Test 2 Debug Messages	4-5
Pass and Error Count Messages	4-7
Error Messages	4-8
Interrupt Error Messages	4-8
Timeout Error Messages	4-9
Clock Error Messages	4-10

# Tables

---

TABLE 2-1 Standard Prompt Responses 2-2



# Preface

---

*Sun StorEdge A7000 External Interrupt and Clock Cable Diagnostic Reference Manual* is specific to the Extended Diagnostic provided for testing the external interrupt and clock cables. This manual contains the following information:

- Cable connections
- Program initialization procedures
- Test descriptions
- Descriptions of messages produced by this program

---

## How This Book Is Organized

**Chapter 1 “Diagnostic Overview”** describes the Extended Diagnostic used for testing the external interrupts and clock cables. This chapter also describes the cable connections.

**Chapter 2 “Program Initialization”** describes the initialization options provided when running this diagnostic in interactive mode.

**Chapter 3 “Program Tests”** describes the individual diagnostic tests.

**Chapter 4 “Program Messages”** describes the messages produced by the diagnostic during program execution.

---

# Typographic Conventions

TABLE P-1 Typographic Conventions

Typeface or Symbol	Meaning	Examples
AaBbCc123	The names of commands, files, and directories; on-screen computer output.	Do you need help? Enter Y or N (CR)
<b>AaBbCc123</b>	What you type, when contrasted with on-screen computer output.	Enable milestone messages = N ;[cr,?,^,Y,N]?Y
<i>AaBbCc123</i>	Book titles, new words or terms, words to be emphasized. Variable expressions; replaced with a real name or value.	Read Chapter 2 in the <i>Sun StorEdge A7000 ROM Monitor Reference Manual</i> . slot n>Loading extended image xintdiag
[ ]	In system output examples, brackets indicate optional values. If several values are placed inside brackets, any or none of them can be displayed. Brackets are also used in system prompts to enclose the response choices.	In the following example, displaying the slot number is optional: [Slot n:]



---

## Related Documentation

TABLE P-2 Related Documentation

Type	Title
User interface	<i>Sun StorEdge A7000 ROM Monitor Reference Manual</i>
Diagnostic reference	<i>Sun StorEdge A7000 Diagnostics Reference Manual</i>

---

## Sun Documentation on the Web

The `docs.sun.com` web site enables you to access Sun technical documentation on the Web. You can browse the `docs.sun.com` archive or search for a specific book title or subject at:

`http://docs.sun.com`

---

## Sun Welcomes Your Comments

We are interested in improving our documentation and welcome your comments and suggestions. You can email your comments to us at:

`docfeedback@sun.com`

Please include the part number of your document in the subject line of your email.



# Diagnostic Overview

---

---

## Introduction

The External Interrupt and Clock Cable Diagnostic is an Extended Diagnostic used to verify the functionality of external interrupt and clock cables. This program performs the following functions:

- Verifies the ability to generate and receive external interrupts.
- Checks for shorts and opens in external interrupt cabling.
- Verifies the functionality of external clocks.
- Checks for shorts and opens in external clock cabling.
- Provides scope loops for troubleshooting external interrupt and clock cable connections.

This is a disk based diagnostic normally executed with individual ROM Monitor commands. Refer to the *Sun StorEdge A7000 Diagnostics Reference Manual* for Extended Diagnostic commands and execution procedures.

---

# Cable Connections

External interrupt and clock test cables are coaxial cables connected to the I/O Panel on the back of the system cabinet. Descriptions of the I/O Panel and the external interrupt and clock connections are supplied in the *Sun StorEdge A7000 Service Guide*.

## External Interrupt Cables

Up to eight external interrupt cables are installed to connect the interrupt acknowledge and request signals associated with the external interrupt to be tested. The cable part number is 530-2607. Connect the signals by installing the cable between the correct J connectors as follows:

External Interrupt	Source	Destination
0	J9 (XIACK0)	J1 (XIRQ0)
1	J10 (XIACK1)	J2 (XIRQ1)
2	J11 (XIACK2)	J3 (XIRQ2)
3	J12 (XIACK3)	J4 (XIRQ3)
4	J13 (XIACK4)	J5 (XIRQ4)
5	J14 (XIACK5)	J6 (XIRQ5)
6	J15 (XIACK6)	J7 (XIRQ6)
7	J16 (XIACK7)	J8 (XIRQ7)

## External Clock Cables

One or two external clock test cables are installed for testing external clocks. The cable part number is 530-2607. To enable testing an external clock cable, install the cable between the correct J connectors as follows:

External Clock	Source	Destination
0	J9 (XIACK0)	J19 (XCLK0)
1	J16 (XIACK7)	J21 (XCLK1)

---

**Note** – To test both an external clock and its related external interrupt during the same pass of the diagnostic, use cable part number 530-2607. Connect XIACK0 (J9) to XIRQ0 (J1) to XCLK0 (J19) for interrupt 0 and clock 0 testing. Connect XIACK7 (J16) to XIRQ7 (J8) to XCLK1 (J21) for interrupt 7 and clock 1 testing

---



# Program Initialization

---

---

## Initialization Options

When running in interactive mode, the External Interrupt and Clock Cable Diagnostic provides initialization options for:

- Enabling and disabling milestone messages
- Enabling and disabling debug messages
- Enabling and disabling scope loops
- Checking a single external interrupt cable
- Checking a single external clock cable

Select the `Initialize Diag.` option from the Interactive Mode Options Menu to initialize the diagnostic. The interactive mode options are described in the *Sun StorEdge A7000 Diagnostics Reference Manual*.

# Initialization Procedure

Once you select `Initialize Diag.` from the Interactive Mode Options Menu, the program displays a series of initialization prompts. The following responses are standard for all initialization prompts:

**TABLE 2-1** Standard Prompt Responses

Response	Description
<code>cr</code>	Press the return key to select the default response displayed in the prompt.
<code>?</code>	Display help information.
<code>^</code>	Return to the Interactive Mode Options Menu.

1. The diagnostic first displays the following help information prompt:

```
Do you need help? Enter Y or N (CR)
```

Enter `Y` to display a help message. Enter `N` or press the Return key to bypass displaying help information. The default response is `N`.

2. The program then displays:

```
Do you wish to enable milestones? = No ;[cr,?,^,Y,N]?
```

Enter one of the following or a standard response:

Response	Description
<code>Y</code>	Enables displaying all milestone messages.
<code>N</code>	Inhibits displaying milestone messages.

3. The program displays:

```
Do you wish to enable debug messages? = No ;[cr,?,^,Y,N]?
```



Enter one of the following or a standard response:

Response	Description
Y	Enables displaying debug messages during diagnostic execution.
N	Inhibits displaying debug messages during diagnostic execution.

4. The program displays:

```
Do you wish to enable scope loops? = No ;[cr,?,^,Y,N]?
```

Enter one of the following or a standard response:

Response	Description
Y	Enables scope loops.
N	Inhibits scope loops.

Scope loops are useful for troubleshooting a specific cable connection. If scope loops are enabled, all messages except the test starting milestone message are disabled.

**Note** – After running the diagnostic with scope loops enabled, you must enter Control-C to exit the scope loops and return to the ROM>> prompt.

When using scope loops, enable only the interrupt or clock to which the scope is attached and use the interactive mode  $\tau$  option to select the test related to the cable connection under observation (Test 1 for an interrupt or Test 2 for a clock).

5. The program displays:

```
Do you wish to check for all external  
interrupt cables? = Yes ;[cr,?,^,Y,N]?
```

Enter one of the following or a standard response:

Response	Description
Y	Enables testing all external interrupt cables.
N	Enables testing a single external interrupt cable.

If you entered Y, go to Step 6. If you entered N, the program displays:

```
Which external interrupt cable do you wish
to test? = 0 ;[cr,?,^(0-7)]?
```

Enter the number of the external interrupt cable to be tested or enter one of the standard responses. Valid cable numbers are 0 through 7.

6. The program displays:

```
Do you wish to check for all external
clock cables? = Yes ;[cr,?,^,Y,N]?
```

Enter one of the following or a standard response:

Response	Description
Y	Enables testing all external clock cables.
N	Enables testing a single external clock cable.

If you entered Y, program initialization is complete. If you entered N, the program displays:

```
Which external clock cable do you wish
to test? = 0 ;[cr,?,^(0-1)]?
```

Enter the number of the external clock cable to be tested or enter one of the standard responses. Valid cable numbers are 0 and 1.

---

**Note** – To run tests in interactive mode, use the a, e, or t option from the Interactive Mode Options Menu to select the desired tests. Then use the r option to start test execution. The interactive mode options are described in the *Sun StorEdge A7000 Diagnostics Reference Manual*.

If an invalid selection is entered at an initialization prompt, the diagnostic displays an Invalid Response message and redisplay the prompt.

---

# Program Tests

---

---

## Test Summary

The External Interrupt and Clock Cable Diagnostic contains the following tests:

Test	Test Name
1	External Interrupts
2	External Clocks

---

## Test 1 External Interrupts

This test verifies the external interrupt cables. The test is used to verify either a single external interrupt cable or all external interrupt cables. You select the level of testing during program initialization. Refer to Chapter 2 for a description of the initialization options.

Test 1 uses the external interrupt acknowledge signal line (XIACK0 through XIACK7) as the source of the external interrupt under test. The output from this signal is connected to the corresponding input signal line (XIRQ0 through XIRQ7). For example, XIACK7 is connected to XIRQ7. The test generates the XIACK output signal by writing to the corresponding ISTS register in the TS80. Refer to Chapter 1 for cabling information.

---

## Test 2 External Clocks

This test verifies the external clock cables. The test is used to verify either a single external clock cable or all external clock cables. You select the level of testing during program initialization. Refer to Chapter 2 for a description of the initialization options.

The external interrupt acknowledge signals for interrupts 0 and 7 (XIACK0 and XIACK7) should be connected to the corresponding input signal lines (XIRQ0 and XIRQ7) and the external clock signal lines (XCLK0 and XCLK1) respectively. Refer to Chapter 1 for cabling information.

# Program Messages

---

---

## Introduction

The following types of messages are associated with the External Interrupt and Clock Cable Diagnostic:

- Monitor
- Start
- Milestone
- Debug
- Pass and Error Count
- Error

---

## Monitor Messages

Prior to starting test execution, the program checks the ROM Monitor revision level. If the existing version of the ROM Monitor is not at the expected level, the program displays:

```
*** WARNING: ROM Monitor Version should be 2.56 or higher.
```

---

# Start Messages

Once loaded, the External Interrupt and Clock Cable Diagnostic displays its start message on the operator's console in the following format:

```
Extended XINT Diagnostic
Diagnostic Revision: y.y
[Copyright year Sun Microsystems, Inc.]
```

---

Variable	Description
<i>y.y</i>	Specifies the current revision of the diagnostic.
<i>year</i>	Specifies the year the program was copyrighted.

---

The diagnostic then displays the Interactive Mode Options Menu.

---

# Milestone Messages

As each test starts execution, the diagnostic displays a test milestone message:

```
Running Test tt: testname
```

---

Variable	Description
<i>tt</i>	Specifies the test number.
<i>testname</i>	Specifies the name of the test.

---

If you enabled milestones messages during program initialization, the program also displays the following milestone messages during program execution:

- As each external interrupt is tested, the program displays:

```
XIACKx is connected to XIRQx
```

Variable	Description
<i>x</i>	Specifies the number (0 through 7) associated with the interrupt acknowledge and request signals under test.

- As each external clock is tested, the program displays:

```
Test for clock n
```

Variable	Description
<i>n</i>	Specifies the number (0 or 1) associated with the external clock signal under test.

If the clock test is successful, the program appends `...PASSED!` to the milestone message. If the clock test fails, the program appends `...FAILED!` to the milestone message and displays an error message. If an error is detected and the `Stop on Error` option is enabled, this milestone message is not displayed.

## Debug Messages

Debug messages provide detailed test information during the execution of the External Interrupt and Clock Cable Diagnostic. You enable or disable displaying debug messages during program initialization. Refer to Chapter 2 for a description of the initialization options.

# Test 1 Debug Messages

During the execution of the External Interrupts test, the program displays the status of all interrupts in the following format if you enabled debug messages during program initialization:

```
int_count[21]=c int_active=a int_rcvd=r Timer 5

int_count[23]=c int_active=a int_rcvd=r XIRQ0
int_count[24]=c int_active=a int_rcvd=r XIRQ1
int_count[25]=c int_active=a int_rcvd=r XIRQ2
int_count[26]=c int_active=a int_rcvd=r XIRQ3
int_count[27]=c int_active=a int_rcvd=r XIRQ4
int_count[28]=c int_active=a int_rcvd=r XIRQ5
int_count[29]=c int_active=a int_rcvd=r XIRQ6
int_count[30]=c int_active=a int_rcvd=r XIRQ7
```

The first line of the display is associated with the local timer used to establish the test timeout value and the other lines are associated with the individual external interrupt request signals.

Variable	Description
<i>c</i>	Specifies the number of interrupts.
<i>a</i>	Specifies 1 if the interrupt is active or 0 if the interrupt is not active.
<i>r</i>	Specifies 1 if an interrupt has been received or 0 if no interrupt was received.

The program then displays the contents of the TS80 interrupt registers in the following format:

```
GIE=0xgie IEL=0xiel MASK=0xmask ISTS=0xists
IPEND=0xipend OPEND=0xopend OVERRUN=0xover
```

Variable	Description
<i>gie</i>	Specifies the contents of the Global Interrupt Enable register.
<i>iel</i>	Specifies the contents of the Interrupt on Edge not Level register.
<i>mask</i>	Specifies the contents of the Symmetric Interrupt Unmask register.
<i>ists</i>	Specifies the contents of the Interrupt Status register.



Variable	Description
<i>ipend</i>	Specifies the contents of the Symmetric Interrupt Pending register.
<i>opend</i>	Specifies the contents of the Symmetric Overrun Pending register.
<i>over</i>	Specifies the contents of the Interrupt Overrun register.

Both the interrupt status and interrupt register displays are repeated before the interrupt under test is generated, after the interrupt is received, and after the timeout timer interrupt occurs.

The program then displays one of the following messages:

- This message is displayed before the interrupt is generated:

```
Just Before ISTS is written
```

This message is displayed after the interrupt is received:

```
XIACKn is connected to XIRQn
```

Variable	Description
<i>n</i>	Specifies the number associated with the external interrupt acknowledge and request signals.

- The following message is displayed after the timeout timer interrupt is received:

```
Timer interrupt
```

## Test 2 Debug Messages

If you enabled debug messages during program initialization, the External Clocks test displays the contents of the TS80 interrupt registers in the following format:

```
GIE=0xgie IEL=0xiel MASK=0xmask ISTS=0xists  

IPEND=0xipend OPEND=0xopend OVERRUN=0xover  

MSTC=0xmaster LTSTC=0xlocal LTR0=timer0 LTR1=timer1
```

Variable	Description
<i>gie</i>	Specifies the contents of the Global Interrupt Enable register.
<i>iel</i>	Specifies the contents of the Interrupt on Edge not Level register.
<i>mask</i>	Specifies the contents of the Symmetric Interrupt Unmask register.
<i>ists</i>	Specifies the contents of the Interrupt Status register.
<i>ipend</i>	Specifies the contents of the Symmetric Interrupt Pending register.
<i>opend</i>	Specifies the contents of the Symmetric Overrun Pending register.
<i>over</i>	Specifies the contents of the Interrupt Overrun register.
<i>master</i>	Specifies the contents of the Master Status and Control register.
<i>local</i>	Specifies the contents of the Local Timer Status and Control register.
<i>timer0</i>	Specifies the contents of the Local Timer 0 Read register.
<i>timer1</i>	Specifies the contents of the Local Timer 1 Read register.

The program then displays the following message and starts testing the clock:

```
Start of testing for Clock n
```

Variable	Description
<i>n</i>	Specifies the external clock under test.

After the clock is tested, the program redisplay the TS80 interrupt registers and displays the following message:

```
Clock n done
```

Variable	Description
<i>n</i>	Specifies the external clock under test.

The test then displays the . . .PASSED or . . .FAILED milestone message.

---

# Pass and Error Count Messages

The following message is displayed after each pass of the diagnostic is completed:

```
Pass Count: pppppppp
```

Variable	Description
<i>pppppppp</i>	Specifies the number of program passes completed.

If an error occurs, the program displays the number of errors at the end of each pass in the following format:

```
Pass Count: pppppppp, Error Count: eeeeeee
```

Variable	Description
<i>pppppppp</i>	Specifies the number of program passes completed.
<i>eeeeeee</i>	Specifies the number of errors encountered since the program started execution.

---

# Error Messages

If an error is detected during testing, the diagnostic displays an error header in the following format:

```
Extended XINT Diagnostic Failed           Time:hh:mm:ss
```

Variable	Description
<i>hh:mm:ss</i>	Specifies the system elapsed time when the error occurred.

The program then displays an additional error message in one of the following formats:

```
Error: Slot 0: CPU n: XINT: error message  
  
Error: Slot 0: CPU n: XINT: Test t: test name  
           error message
```

Variable	Description
<i>n</i>	Specifies the number of the CPU running the diagnostic.
<i>t</i>	Specifies the number of the failing test. If an error occurs during the initialization sequence, the test number is reported as 0.
<i>test name</i>	Specifies the name of the failing test.
<i>error message</i>	Specifies an Interrupt Error message in the first format and either a Timeout or Clock Error message in the second format.

## Interrupt Error Messages

If an unexpected interrupt occurs, the diagnostic displays:

```
Spurious interrupt on level x
```

Variable	Description
x	Specifies the failing interrupt level.

If an external interrupt is received from the wrong input signal, the program displays:

```
XIACKX is connected to XIRQy ---> ERROR
```

Variable	Description
x	Specifies the interrupt under test.
y	Specifies the failing interrupt.

This error may be caused by a short in the cable.

## Timeout Error Messages

If a timeout occurs while testing an external interrupt during Test 1, the program displays:

```
Timeout occurred while testing XIACKX to XIRQX connection
```

Variable	Description
x	Specifies the interrupt level under test.

This failure indicates that no connection exists between the interrupt acknowledge and request signals and may be caused by an open in the cable.

If the external clock does not timeout when expected, the program displays:

```
LTSTC does not report timeout for timer n
```

Variable	Description
n	Specifies the external clock under test.

# Clock Error Messages

If the external clock under test fails to count correctly, the program displays:

```
External Clock n  
Expected clock ticks = ee  
Actual clock ticks = aa
```

Variable	Description
<i>n</i>	Specifies the external clock under test.
<i>ee</i>	Specifies the expected number of clock ticks.
<i>aa</i>	Specifies the actual number of clock ticks.